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Integrated focal plane arrays for thermal imaging
are being developed using infrared charge transfer
device (IBCTD) technology. A hybrid approach is
studied where high impedance IB detectors, such as EbS
or PtSe, are ac-coupled to a silicon charge coupled
device (SiCCD) , w-hich is operated in a gain mode as a
preamplifier and also as a readout processor.
Freguency response of this ac-coupled interface
circuit is analyzed. A SiCCD with four input gates is
demonstrated experimentally to give an overall gain
greater than one. The effect of aliasing on CCD noise
due to the sampling process is analysed with emphasis
on the bandlijniting mechanism in the surface
eguilirraticn input method. Furthermore, ideas for
signal processing in the IB focal plane are discussed,
such as the frame to frame subtraction, moving target
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Charge Coupled Devices (CCD) have provided compact, high
resolution, low light level image sensors with a theoretical
limit of operation at very low charge levels with a few
electrons (atout 1 at starlight) in a single charge packet,
particularly, if a cooled device is used[1]. CCDs for image
sensing and focal plane signal processing in the infrared
(IB) region are still at the beginning stage of the
development.
Kith todays large scale integration (LSI) technology, an
effort to combine IB sensors and CCD signal processing
devices directly to a focal plane processing unit is
underway
.
In the far IB region, corresponding to target
temperatures around 300K, where maximum contrast occurs, the
problem to discriminate against high background level needs
further research in CCD technology for combinations of
silicon CCDs and detector materials. Efforts are being made
to identify the properties of the interfaces between
insulators and several well known IB sensitive materials,
for example, to develop a high yield fabrication process, to
integrate mercury cadmium telluride detectors with silicon
CCD shift registers or CCD processing units. CCDs have
proved their guality as low noise, small size, and lew power
consumption devices suitably applicable as processing units
in conventional electronic circuits; analog delay, time
delay and integration, analog matched filters, transversal




In addition to the long wavelength IR region, the second
generation cf forward looking infrared (FUR) imagers are
also interested in the near and middle IR region, for
example, the focal plane arrays of about 1000 detectors made
of lead selenide telluride (PbSeTe) on silicon CCD
substrate. Other detector materials for the 1-5 micron
region are lead sulfide (PbS) and lead selenide (PbSe) . All
these materials need only be cooled to 200K, where light
weight thermoelectric coolers simplify the ccoling
reguirements[2 ]. Short wavelength sensors are useful in
applications where targets of temperatures above 500K are to
be detected; fcr example, in space surveillance: tail pipes
or plumes of a jet aircraft, burning booster propellants of
large intercontinental missiles or launches of small
lissiles.
The technology for IR imagers can be separated intc two
categories
:
* The Mcnolithic Approach
* The Hybrid Approach.
The monclitbic approach for IR focal plane arrays can
further te subdivided into arrays using extrinsic silicon
doped with materials which stretches the intrinsic cutoff
freguency of about 1 micron into the middle IR region, and
intrinsic semiconductor arrays made of well known detector
materials, such as indium antimonide (InSb) , mercury cadmium
telluride, and lead-tin telluride. The disadvantage of
these senscr materials lies in their low operating
temperature of 25K to 60K for extrinsic and 60K to 100K for
intrinsic seniconductors. Furthermore, the technolcgy for
these exctic materials is not as well established as for
silicon.
In the hybrid approach, non-silicon detectors or
pclycrystalline film detectors such as PbS and PbSe are
11

integrated en a silicon substrate, containing preamplif ier,
CCD or even acre sophisticated focal plane processing units
to te developed in the future.
In this thesis, a hybrid IB imager is studied. An array
of non-silicon infrared detectors, such as the Pbs and PbSe
are integrated and ac coupled to a CCD processing array,
which is designed to process a signal gain. In Chapter II,
an ac-coupling interface circuit providing the necessary
lew-pass filter characteristic for a sampled data device is
designed fcr oE-chip fabrication. Ac-coupling is
particularly advantageous for IB imagers to achieve
background suppression and to avoid fixed pattern noise
arising ficm sensor arrays and bias components. Chapter III
studies quantitatively the unique feature of a signal
voltage gain in a CCD delay line. The static transfer
characteristic of a CCD with a special input stage design is
analysed. Ihe overall gain factor for a CCD is predicted
and experimentally verified. This gain mode of operation
provides the possibility to process a signal gain while the
detector sicnal is read out of an array. Thus the
preamplifier usually necessary in the interface circuit can
be eliminated. In Chapter IV, different noise contributions
arising in the CCD are analysed. Noise contributions from
the input stage is of mayor concern in a hybrid IB inager,
using the CCD as a preamplifier. Proper interface cf the
CCD preantlifier with the IB sensor is studied for sensor
United or background limited operations. Chapter V
describes scae ideas of signal processing on IB focal plane
where processing both in the spatial and in the transform
detains will te discussed separately.
12

II. Ifi-BETECTOR AND CCD-AMPLIFIEB INTERFACE
A. INTBCEOCTICN
The interface circuit between a phctcconductive IE
detector and the input stage of a CCD operating in a high
gain mode *ill te analysed. This combination of a single
detector and a CCD processor could be a part of a focal
plane image trccessor.
E. INTEEiACl DESIGN OBJECTIVES
The irterface circuit, coupling the detector signal to
the CCD shculd meet the following objectives:
1. All circuit elements must be integrated with the IE
detectors anc the SiCCD on the same chip.
2. Appropriate detector bias condition must be maintained
under inter irediate temperature operation (200K ) .
3. The frequency response should have bandpass
characteristic with low frequency corner down to 1 Hz or
less and upper freguency roll-off at abcut 10 KHz to
tacdlimit the white noise from detector and bias resistor.
4. Elemect to element nonunifcrmities which are unavoidable
during the fabrication process of a fecal plane array,
resulting in "fixed pattern " noise, must be minimized.
5. The insertion loss is to be kept at a minimum value,




6. The dc-tias condition for the CCD input must be
maintained.
C. INTEfilACI REALIZATION
For efficient readout of the detector signal the load
resistor and the detector are matched. Therefore, PfcSe or
Pb detectcrs at 200K require bias resistors of about 1-10
megaohms. To neet objective one and two, the only
integrated circuit resistor giving this high resistance is
the depletion MOSFET resistor. It is estimated, that a
total capacitance of about 1-2 pF is associated with the
detectcrs acd the electrical connecting paths on the chip,
leaving the bias resistor value as the only parameter which
cculd be varied in design. However, maximum allowable pcwer
dissipation cf the detector, RC time constant in the input
circuit, and the very high input impedance of the CCD
preamplifier dictate a value of the bias resistance in the
order cf the detector resistance.
Objectives three and four are met by using
straightf crward EC filtering and ac-coupling techniques.
However, the selection of the coupling capacitance must
satisfy twc requirements. First, the signal must be
effectively transferred to the CCD. Since the CCD input
capacitance is in the order of 0.2pF, the coupling
capacitance iiust be several times higher. In this study, a
value of 2pf is selected. Second, it cannot be made tigger
because its size cannot exceed the space allowed by optical
design ccnsideraticns. Signals, arising from the background
flux of the earth, are represented as a dc voltage at the
detector output, since this flux varies only diurnal or















figure 1 - INTEBFACE CIHCUIT EIAGBAM
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Thus, background suppression is achieved ty isolating the
dc-signal level from its ac-ccmponent . It will also
increase, at the same time, the dynamic range of the CCD.
In addition, the coupling capacitance will also isolate the
dc bias cf tfce detector and the CCD input. Furthermore,
element to element nonuniformities, inherently connected
with any IC fabrication process, are minimized by
ac-coupling technique, thus minimizing fixed pattern noise,
a serious prcblem in monolithic IB focal plane imagers.
The dc-bias of the gate capacitor at the CCD input is
kept at a ccrstant level, while the current flowing into the
gate is guite small, limited by the gate leakage resistor,
11 12
which has values cf about 10 to 10 ohms. To prevent the
ac-signal vcltage being grounded via the gate power supply,
a MCST is placed into the gate bias path. This transistor
acts as a switch and periodically resets the bias level.
When its channel is turned off, the detector sees only the
RC ccmbiraticn of the CCD input gate. Experimental results
with sucb a periodic reset structure have shewn [3], that
the bias level needs to be refreshed only every few
11
milliseconds for a leakage resistor larger than 10 ohm,
without distorting the signal riding on this dc-level. The
interface circuit arising from previous discussion is shown
in Fig 1. Its equivalent ac-model is used for a computer
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FBEQGENCI ANALYSIS OF THE INTERFACE CIBCDII
With the aid of a linear system analysis (LISA )
computer program, the transfer function and the freguency
response cf the interface circuit is calculated. Frca the
Bods plots for several values of the leakage resistance it
is found, that the cut-in frequency corner (3db point) is
mainly determined by this resistor value. Fig 2 shows the
linear dependence cf this cut-in frequency en the leakage
resistor. Thus, to assure low frequency response without
intolerable insertion loss, the leakage resistance must be
11
larger than 10 ohm, which is usually achieved with todays
fabrication technology. The high frequency roll-off point
(3dt) depends on the ratio cf detector to bias resistance.
In two series cf computer runs with LISA the Bode plots for
reasonable values of bias resistors, ranging from 0.5 up to
10 megaobn, are calculated where the detector resistance is
kept at 5 aegaohm and 10 megaohm respectively. The results
are shewn in Fig 3. The variation of the insertion less,
midband cain Ao in db, is plotted on the same figure,
showing its dependence on detector and bias resistance.
To summarize the conclusion from this analysis:
1. The leakage resistance shculd be as large as possible to
achieve the desired low frequency characteristic and
maintain sufficient high signal level.
2. Ihe bias resistance, as the only design parameter, can be
chosen tc tandliait the transfer characteristic to 10 to 20
KHz or tc widen the bandwidth, if required, but only at the
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Using tie ninimua insertion less of -7 db = 0.45, an
overall gain frcu detector to CCD output of 3.37 is
calculated, where tne CCD is operated at a signal vcltage
gain of 7. How this CCD-gain factor can te achieved froo




III. CCD AMPLIFIES GAIN STUDY
It is net intended to give a qualitative analysis cf CCD
gain. Eut the fact, that a CCD shift register can supply a
siall to moderate signal gain is used in this study. Ihus a
quantitative explanation for different gain medes of
operation is helpful to understand the noisa problem
asscciated with the electrical input of a CCD.
DESCBIPT1CN CE EXPERIMENTAL DEVICE
The device used in this study is a two phase,
overlapping gate, P surface channel CCD, fabricated on
n-type siliccn substrate with <111> orientation. It was
fabricated ty TEW. A cross-sectional view is shewn in
Fig 4.
1 • l££ii 'tag e
The input stage consists of an input diode which,
when pulsed into a forward bias condition, acts as a charge
supply. Jour input gates, G-1 through G-4, provide several
possibilities to store the injected charges in potential
wells under the gate electrodes. G-2 and G-4 are
pclysilicon gates over a thermally grown silicon dioxide
lajer approximately 1000 Angstrom thick. A second layer of
silicon dicxide was grown to a thickness of 3000 Angstrom,









































all input gates are 1 mil wide and 0.8 mil lcng except G-2,
which has a length of 3.2 mils. A signal voltage can be
ac-coupled tc any of these fcur input gates resulting in a
signal charge packet under one, two, or three electrodes.
The surface potential diagrams will help to explain the
relation between the storage and the transfer in the
channel.
2. Charce Transfer Channe l
The channel consists of 8 pairs of transfer gates.
A complementary symmetric clock waveform, -10 to -22 volts,
is used as phase 1 and phase 2 to each pair of aluminum and
pclysiliccn electrodes. The surface potential beneath the
stepped oxide allcws only charge transfer toward the output
stage. The channel gates are each 0.8 mils long and 1 mil
wide.
3 • Cu t£Ut Stage
The charge packet coming out of the transfer channel
is sensed by the output diode, D-O. The output gate, G-C, is
used to set a suitable surface potential in the vicinity of
the output diode, to reduce fringing effects arising from
the clock pulse. Two on-chip MOSFETs were used, one acts as
the refresh MOSEET for the sensing diode. The second is the





A signal wcltage applied tc cne of the input gate is
converted ictc a charge packet. This package is then
decked by the transfer channel gates to the output stage,
where it is sensed, and an output voltage is developed
across the external load. The static transfer
characteristic, which plots the output voltage versus the
input voltage, is obtained as followes: a slowly varying dc
voltage is applied to one of the input gates. With the
remaining incut gates biased at selected dc tias conditions
the dc output voltage after sample and hold circuit is
plotted ty an x-y recorder. The operating conditions are
described as follows:
* Four clock pulses:
input diode pulse from -2.5 to-12 V,
reset MOSFET gate pulse from -18 tc -35 V,
CCE clcck pulses from -10 to -22 V.
* Four cc gate biases:
two unused gates at -26 V,
output gate at -29 V and output drain at -35 V,
eiternal lcad= 50 Kohms,
clock frequency= 20 KHz.
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figure 6 - CCD TRANSFER CHARACTERISTIC
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The transfer characteristics are confined between two
output vcltace levels, corresponding to the empty well and
the full well conditions. From these figures, it can be
seen, that there exist three operating modes. Their
mechanisms can be understood by examining the surface
potential diagrams. The first is a high gain mode with
inverting characteristic. The bias voltage on the input
gates for this mode is approximately -7 V or -14 V. These
values are determined by the threshold surface potential of
the barrier cate, which can be either an aluminum or a
pclysiliccn cate. This mode is quite nonlinear. The second
mode is ncnirverting and characterized by a much lower gain
but extends over a much wider bias range on the input gate.
This mode can te achieved, if the signal charge package is
stored in cne, two, or three storage wells after a potential
barrier which sets the "spill" limit after all wells have
been filled. The height of this barrier is signal charge
related. Therefore, neither the nonscuppering nor the
noninverting mode is present, when gate 4 serves as input
gate. The third or inverting mode appears, whenever the
amcunt cf charge allowed to enter the transfer gate is
limited ty a potential barrier in front cf the signal
stcrage wells. Thus, the input on gate 1 eliminates this
mode.
The experimentally determined dc transfer curves show
linear secticns for the inverting and the ncninverting modes
ever a bias range from one tc five volts. The linearity
shewn in the static characteristics is confirmed by
observing the ac input and output signal wavefcrra on an
oscillcsccpe . There is no noticable distortion, when the
input peak to peak voltage stays within the linear range.









The overall CCD gain is the product of the input
sensitivity (nc.cf charges/volt) , the less factor or
transfer efficiency and the output sensitivity (volt/no. of
charges) . The output amplifier gain is usually included in
the output sensitivity. The gain of the output source
follower is determined from the transfer curve shewn in
Fig 7. The same figure includes the transfer characteristic
of the output MCSFET from which a gn = 39 micrcmhos is
found. The respensitivity for the output stage was
experimentally evaluated. A value of 0.8 microvolts/hcle is
calculated. From the responsitivity measurement an
effective output node capacitance of 0.2 pF is found.
Knowing the number of holes arriving at the output diode,
the corresponding voltage can be calculated. During this
study the exact number of charges created at the input stage
has not teen measured. Therefore, the input sensitivity
cculd not be determined. Another approach to calculate the
overall gain is used, instead. Knowing the input vcltage
and the effective capacitance, the signal charge package can
be approximately calculated from:
V = Q / C
IN s IN erfective
and for the output stage




Assuming that the transfer efficiency is approximately cne r
the CCD gain can be calculated approximately from:
G = C /C
CCD IN effective out
Frcm this egcation the different gain factors are calculated
for several possible input bias conditions. The
capacitances are calculated from the gate geometry supplied
by TBW: C1=0.052 pF, C2=0.71 pF, C3=0.05 pF, and
C4=C237 pF. The results are tabulated in matrix fcrm. The
experimental results from the static transfer
characteristics are also presented in a similar table. Some
agreements ir the following trends are noted: (1) The
occurance of inverting and noninverting modes are correctly
predicted except that two noninverting modes have not been
experimentally measured. The reason that two predicted
noninverting mcdes could not be observed is the actual
liaitaticn cf the transfer clock level at -22 V. (2) The
gain factors agree within approximately 20X. The
discrepancies are larger when the outside gates G1 and G4
are involved.
It is clear that a more refined physical model taking
into acccunt the effect of the neighboring gate biases on
the surface potential, the effect of different oxide
thickness etc. is needed. But as a first approximation, the
simple surface potential calculation based mainly en the


























CCD as an amplifier has been studied. There are three
operating mcdes possible, depending on the gate bias
conditions, tut cnly two mcdes provide adequate linearity
for analcc applications:
1. An inverting mode
2. A noninverting mode.
A simple analysis using the surface potential calculation
establishes the operating conditions for both modes. The
magnitude cf the gain factor is a design parameter and
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Three ncise contributions can be identified in PtS and
PbSe detectors. 1/f noise is dominant at lew frequencies.
At intermediate frequencies, generaticn-reccmbinaticn noise
is dominant for PbSe sensors, while for PbS detectors the
1/f noise remains dominant. The spectral region in which
the 1/f ncise dominates can be estimated by EW=1/4T, where
f
is the detector time constant. Typical values of the time
constant for EtS range from 800 to 4000 microseconds, giving
a EH of 250 to 1250 Hz. For FbSe detectors, time constants
around 30 microseconds are typical, resulting in a BW cf 30
to 50 KHz. Thus, in the freguency region cf interest, the
ncise spectrum is 1/f dependent, as shown in Fig 12 for
typical EbSe and Pbs detectors. Based on these spectral
noise voltages, a sensor limited operation for the hybrid IB
imager under discussion can be achieved, if the CCD ncise,
referred to the detector output, is 20dfc less than the
detector ncise. That is, the S/N ratio will not decrease,
since the individual noise contributions from detector and
the CCD amplifier add in quadrature, while the thermal noise
frcm the tias and the interface circuit is two orders of
magnitude telcw the detector noise and, therefore, can be
neglected in the lew frequency region. The third spectrum
due to the Jchnson or thermal noise will dominate only at
high frequencies. Total spectral noise voltages depecd on
the operating conditions, such as the bias, cooling, and on













































1 . iheore tic al Considerations
Id a CCD -as shown in chapter III- the signal is
represented tj minority carriers in the inversion layer of a
MOS structure. Consequently, noise in CCDs is often
expressed in terms of noise equivalent electrons. [ 10 ]
Ihree noise sources have been identified in a CCD:
1. Input ncise, arising at the input stage, where the signal
voltage is converted to signal charges in the CCD channel.
2. Transfer ccise, affecting the signal charge packet during
its transfer along the shift register. Two origins of
transfer ncise are identified, the leackage current ncise,
that is continuously being added to a charge packet as it
travels dcwn the device and the fast-interface-state noise,
which results in a variance of the amcunt of charge
transferred each clock period.
3. Output ncise, which is introduced after all transfers,
when electrcric charges are converted back to a discrete
analog signal voltage.
a. Input Noise
This fluctuation exists in each charge package
which is introduced by the input voltage or current.
Analytically, input noise is the variance en the numfcer of
charges which the input capacitance is charged. Its mean
sguare value depends on the input scheme used for
introducing the signal; for example, input through a diode,
39

input through a gate , or the fill and spill method [9*.
The ncise for the fill and spill input technique
will be dicussed. The noise is independent of the signal
amplitude, tut is related to the input capacitor reset noise
1/2
given by (kl/C) . A closer look at the input mechanism,
shewn in Fig 13, identifies this noise with thermal ncise
in a MCSIE1 channel, under the holding well capacitor
electrode G2 cr G3, draining excess charge frcm the virtual
source inversion layer. The region abeve the barrier of
gate G1 cr G2 acts as a MOSFET channel, while the reverse
biased input diode is collecting all charges crossing this
barrier. A rigorous derivation cf thermal ncise in a KCSFET
channel is given by [8], where the mean sguare fluctuation





In the lew current regime, that is, the final stage, where





Since the source capacitor is reset through an effective





















signal input on G« or G-
Figure 13 - POTENTIAL EQOILIERATION METHCE FOR CCC INPUT
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an internal hand-limiting mechanism is given by NEEW =
-1
g (2STC ) . Osing this effective ncise equivalent
id S
bandwidth, the average noise voltage becomes:
1/2 1/2 1/2 -1/2
V = (1/2 kTC ) / (g /257C ) = (FkT/g ) , V[Hz]
n s m s m
Id the lew current regime g beccmes very snail,
m
g = gl/nkT, where n is an empirically measured factor of
1.4. Thus the g should be determined by the current
m
flowing in the channel under the barrier gate, when the last
fraction of excess charge is being removed froi C .
S
Referring tc [6], the transfer of the last 0.1 percent of
signal charge reguiring about thirty normalized time
constants without the aid of a fringing field. Frou the
curves given in the reference, 0.1 percent corresponds to a
-2
vcltage change of 10 volts, cr in terms cf charge fcr G1
(case 1) ,
-16
aq = C1aV= 4.45x10 coulombs.
Ihen the barrier channel is turned off relative
tc the virtual source, a quasi-staric equilibrium is
achieved, and the above charge, 4q, must diffuse through a
channel length cf 15 microns. The normalized time constant








I = ^ig/3Ct = 4.45x10 / (30x22.5x10 ) =0.67 dA
r
Substituting these values in
-8
g = gl/nkT = 1.85x10 mhc,
giving an input noise of
1/2 -6
1 (7kT/g ) = 0.838x10 Volts/Boot Hertz,
o m
and a ncise equivalent bandwidth of
-1
NEEW = g (2FC1) = 66.16 KHz
Then the total ncise power is:
2 -8




For the second input bias condition (case 2) , where the
-7
harrier gate is G2 , with L= 3.2 mil, t = 6.4x10 sec,
r
-8
I = 0.37 nA, g 1.02x10 mhos, the spectral noise vcltage
is calculated as:
-6
V = 1.128x10 Volts /root Hertz,
n
where the NFEW = 2.286 KHz.
The total ncise power becomes:
-9
P = 2.9x10 watts = JCT/2C2.
n
Eecause the CCD is inherently a sampling device,
it is essential to bandlimit the noise and the signals below
the Nyguist frequency to prevent aliasing. The interface
circuit, discussed earlier, assures the tandlimitirg of
signal and ncise before they enter the CCD. But there is no
tandlimiting mechanism for the noise generated internally
within the input circuit. Thus it is important to know, how
fast the device must be clocked to prevent aliasing of
ncise.
Ihe results calculated above are applied tc the
concept cf aliasing cr foldover in a sample and hold action
as outlined in appendix B. A plot of spectral noise density
vs sampling frequency is given in Fig 14. Clearly, this
demonstrates which input mode should be used to minimize (1)





























clock frequency must be used, what is the tradeoff between a
higher ncise level without aliasing and a loner noise level,
but with scae aliasing. As an example, at f = 20KHz, the
s
equivalent ncise electrons ( for p-channel hcles ) for case
1 are calculated as:
1/2
n = C1Y (at f /2)x(f /2) /q = 61 holes,
e n s s
and for case 2 without aliasing:
1/2
n = C2V (at f /2) x (f /2) = 500 holes,ens s
where V is read off from Pig 14 directly,
n
1c bandlimit this input noise the anti-aliasing
characteristics of the floating diffusion input can be used
[K].
fc. Leakage Current Noise
Thermally generated minority carriers are
collected along the shift register in such a way, that they
do not experience the same number of transfers. This type
of ncise is equivalent to the ncise associated with
optically generated carriers. It is characterized by shot
ncise and can be expressed by the variance cf the number of




N = Vq Q / [electrons ].
Leak Leak
If the dark current is given by a leakage current density,
2




C = A J T , [coulombs] ,
L eff L
where A is the current collecting area and T is the
eff
corresponding integration time , which is given ty the
reciprocal of the clock frequency.
c. Past Interface State Noise
In surface channel devices, fast-interface-state
noise results from fluctuations in the cumber of charge
carriers emitted from the fast interface states during each
transfer[8]. Each time, a charge packet is transferred
under a CCE electrode, it fills the surface states in the
seaiccnductcr-insulatcr interface. At the following
transfer seme of these charges are reemitted into the charge
packet. For the following charge packet, some charges add
or subtract frcm it, thus it is dependent on the charge
subtracted cr added to the previous packet. Carnes has




N = pAkTn In (2) , [electrons ] ,
s s
where A is the gate area, k is the Boltzmann*s constant, T
is the atsclute temperature, ns is the surface state
density, and p is the number of phases. For a two phase
shift register the quantity of noise electrons, n ,
introduced into a given packet for each transfer, is:
2 1/2 1/2
n = [ N ] = [ 1.4 kTn A ]
f s s
It should fce mentioned, that this type of noise is highly
correlated with the previous and the following charge
packets.
d. Cutput Noise
Icr the readout, using a floating diffusicn or
integrating diffusicn, a capacitive node is preset to a
reference vcltage before the CCD charge packet is
introduced. The uncertainty in the charge after preset
represents the noise source. An expression similar tc the
input noise is given by [ 1 ]
2 2 2




or for T= 30C K,
1/2
d = 400 £C (pF) ] , £ electrons ],
s o
where C is the output node capacitance, which is the
o
combination cf the reset and the output diffusion and the
gate capacitance of the output MOST amplifier.
A more detailed analysis for an " en chip" MOST




- IPfAg OF SIGNAL PROCESSING ON IB FOCAL PLAKE
A. INTBCEGC1ICN
With th€ advance of CCD technology in IB imaging area
sensors, mere sophisticated signal processing schemes will
become realizable. Besides simple readout and time-delay
and integration (TDI) which already has been demonstrated
for a linear array IB sensor, techniques and theoretical
development similar to those worked out for day-light cr low
light TV compatible CCD area imagers, will influence the
progress in signal processing on the IB focal plane.
Making use of the terminology of Information Theory, the
focal plane is a source of information, where each picture
element contains bits of information. The total amount of
information provided by this source is fixed by the sensor
physical limitations. The IB focal plane is clearly a
source of low entropy, containing a lot of redundancies,
since only the contrast -for IB devices defined as
temperature differences- is of interest. Large portions of
any image have the same intensity, thus contributing very
little to cur goal of detection or recognition. Only the
spatial cr temporal changes in signal strength can be used
to discriainate against the so called background.
Therefore, tte basic idea of any processing is to maximize
the source entropy, which must be dene on the focal plane
prior to further transmission. This process of changing the
source entropy is called image cr source ceding in a wide
sense. Source ceding can be realized in spatial domain or
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in some transform domain which will be dicussed in the
following sections.
The entropy cf a scene and its Fourier transform are
identical; and this is true for any image transform whose
Jacobian is unity £12], This garantees that the process of
maximizing the entropy will fce independent cf the domain in
which we decide to work on.
The importance of this concept is apparent when
visualizing that real-time signal processing is limited by
its associated transmission channel capacity. Therefore, by
increasing the scurce entropy, more vital information per
unit time can be transmitted, or in other words, the time
between imaging and recognition, or even identification is
accomplished in real time. Clearly the total amount of
information can never be increased as we go along the
process line, but each bit of transmitted signal is weighted
much heavier and is therefore of greater importance. This
leads directly to error correcting signal coding, when
transmission ever a noisy channel must be used to assure
that everv transmitted signal is correctly received.
In the following sections possibilities of signal
processing in spatial and transform domains are discussed.
B. FBOCESSIKG IN SPATIAL DOMAIN
1 • Introduction
As pointed cut before, signal processing on IR fecal
plane can be done in spatial domain, where the independent
variables are discrete values of the x,y coordinates of the
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focal plane, while the dependent variable, the signal
strength, is continous in range. Therefore, the signal is
discrete analog or sampled analog in nature.
The sclid state IR image sensors can te grouped intc
monolithic and hybrid structures. The distinguishing
feature cf mcnclithic devices is that both the sensor and
the transfer secticn are built up on the same semiconducting
substrate. All, but the SchcttJcy barrier CCE, use the same
metal-insula tor-semiconductor (MIS) structure. The bandgap
of these semiconductors (i.e. InAs, InSb, BbTe, EtSnTe)
determines the absorption peak and, therefore, the useful IE
region, tfcey are operating in.
Charge injection devices (CID) use injection into
the bulk for readout rather than the shifting transfer
principle cf the CCDs. Infrared applications of CICs are
reported by Kim[ 4 ] with InSb. Experimental work is
currently undertaken to evaluate the MIS feasibility of
nairow band semiconductors with large dielectric constants.
(lao, Belrcse, 1976)
.
In hybrid devices, as discussed earlier, a SiCCD is
used as a readout and preamplifier for an array of IE
detectors, bet can be extended to area sensors. In the
following discussion the hybrid device is considered as the
tasic sensor structure.
2« Ejsic Processing Ste ps
Simple readout and preamplificaticn is already




If a particular point of a scene is mechanically
scanned ever a linear sensor array in the same direction as
the charge transfer occurs, so that the contribution from
each sensor element is subsequently added tc the previous
one, then this process is called time-delay
integration (TEI) . TDI results in a larger dynamic range,
and a reduction in fixed pattern noise arising frcm sensor
element ncnutiformities . Furthermore, the S/N ratio is
improved, tec. The signal is added linearly, while
noncoherent ncise adds in a square root manner. Thus an
imprcvement factor of the square rcct of the number of
elements in the TDI can be achieved.
*« Advanced Signal Processing
Any process Mhich involves some kind of decision
rule, i.e. target present or not, target stationary or
moving, will fall under this category. This advanced




A functional block diagram of a threshold detector
and a moving target indicator (3TI) is shewn in Fig 15.
The threshold detector is made up by a sensor-clock
generating circuit and a comparator. Its function is
explained as follows: the area sensor is organized in a
parallel-serial readout scheme, such that each element -row














































If a preset threshold level is overcome, the output of the
comparator can trigger some indicating device or may be used
to switch from detection to MTI mode. In this mode the
CCE-memory -identical in structure as the sensor
parallel-serial shift register- stores one full frame and at
the end of this storage cycle S1 switches to position 3.
During the next cycle the present readout frame is compared
with the stored frame on an element by element basis. A
frame to frame subtraction is accomplished. Only those
elements whose amplitude is different from frame to frame
time will generate an output by the differential amplifier.
Using a 1C0x1C0 interline transfer CCD imager (Pairchild CCD
201) , an extension of this processor unit for TV display has
been implemented and shown to be a very versatile device for
lew-light TV image signal processing.
& very simple technigue for estimating the speed of
a moving object from a television signal is described ky
£12]. This technigue seems to be equally applicable to an
Ifl image processing unit previously explained. This kind of
process can already be categorized identification, if the
evaluated target speed can be identified with some typical
target speed signature. To describe the speed measure it is
referred to Fig 16. From the frame to frame subtraction
unit the frame difference signal (FDS) may be obtained.
Summing up the absolute value of the differences, a guantity
S1 = ^ l J°si
is obtained which increases linearly with speed. If the
size of the imaged area would be the same for all targets,
this would provide an adequate measure of speed. This
constraint can be overcome when S1 is normalized by a




































S2 = X l FDS < / X 1 EDS ' '
where EES denotes the element difference signal. It is
obtained by subtracting the value of the previous picture
element frcii the value of the current picture element. The
accumulation can be simplified when threshold devices are
placed into each signal path and two binary counters
represent the numerator and the denominator cf S2. After a
binary division of the contents in the two counters a fairly
accurate speed estimate will be given.
Another sophisticated array processing can be
achieved when a transversal filter is integrated into the
fecal plane; and filtering action takes place, while the
information is read out from each element. This will be
discussed in more detail in the next section. It is called
the convcluticnal scanning [/4].
C. CONVCIIJTICMI SCANNING
Today common scan technique in IR work is still tc scan
a single element in two directions, or to scan a line of
elements in one direction, by mechanical means. Weight and
complex pest sensing signal processing usually prohibit
real-time processing. But for numerous military and
civilian applications, as in space surveillance, ballistic
missile early warning, and tactical weapon systems,
real-time processing capability is of vital importance.
So far, all signal processing is done off the sensing




























processing can be doae directly within the detector array.
Ccnvoluticnally scanned one or two dimensional IB arrays
will have a profound impact en future focal plane signal
processing.
The hytrid approach offers the advantage to coabice IE
detectors and CCD delay , or CCD tap delay lines to a
convolving processing unit. The design of the taps cf an
integrated transversal filter determines whether a simple
readout scheme , or a Fourier transform is being
iiiplemented. Thus by properly choosing the impulse function
h (t) for the tap weights, the desired signal format will be
available at the sensing processor output.
The basic structure of a one dimensional convoluticnally
scanned array consists of the following elements, see also
Fig 17. Each array element output and its corresponding
delay line tap are cpnnected to a multiplier; the sum cf the
multiplier outputs is the scanned array output.
A ccnvclutionally scanned array, as in Fig 17, is a
linear transversal filter . A linear transversal filter is
a delay line with equally spaced taps, whose outputs are
weighted and summed to form the filter output. This cutput
is the input signal convolved with a scaled version cf a
saispled analog signal weighted by the filter taps.
Expressed in close fprm:
M-1
Y,(nT) = X x(nT) h(n-i)I.
i • O
In the described array, the tap weights are continuously set
by the instantaneous values of each senscr output. These
values are time-varying, but spatially sampled data of the
wave field incident on the array. If the transfer time of
h(t) through the delay line is small relative to the period
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of the highest frequency component in the incident nave,
then the signal in the array elements is fixed in time and
cnly a spatial convolution -net temporal- is carried out.
The signal at the system output is formated into samples of
a function at discrete time intervals. If this
ccovoluticnal scanning is carried out repeately at a rata,
such that the sampling criterion for the incident signal is
satisfied, then the time varying information can be
extracted ficm this convolutional scanning process. For
typical IB targets of interest, their signatures are usually
fairly slew temporally varying signals, such that even with
slew scanning rate all the information would be preserved:
important feature for special military applications in space
surveillance.
The scanning function has not been specified . It is a
discrete sampled analog version cf h (t) for the CCD tapped
delay line. As a first example, an impulse function is
chosen as input. linen this discrete analog value is passing
alcng the tapped delay line, it turns on each tap
multiplier, so the instantaneous signal on the senscr is
spatially sampled and scanned out at fixed time intervals
corresponding to the clock frequency of the CCD shift
register. After low pass filtering or sample and hold
operation, a continuous time varying signal corresponding to
the spatiallj varying signal is obtained.
By using an impulse of strength larger than one,
h(t) =AI(t), then h(t) will scan out the instantaneous
incident signal present at the sensor elements, but with an
output increased in amplitude by A. The increase in
amplitude can be used to overcome noise, generated within
the scanned array system.














b. EQUIVALENT LINEAR SYSTEM
Fiaure 18 - FOURIER TRANSFORM
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The emphasis on this system lies in its potential
realizabilit v in carrying out the spatial Fourier transform
of the signal incident on the array. Spatial Fcurier
transforms play an important role in image data bandwidth
reduction, in frequency beam forming, lensless imaging, and
in ether spatial processing operations[?5].
An analogy from Fourier optics, outlined by H.Andrews,
will help to understand the scanned array spatial Fcurier
transforaaticn. Consider an optical system and its
eguivalent as in Fig 18. A monochromatic wave field at the
input plane is convolved with a guadratic phase factor which
is a function of the distance changed. Consequently,
propagation of a wave field through a distance f is
eguivalent of convolution by a "chirp" function
2 2
exp (j T (x +y )/Af) where f is the focal length of the
spherical lens. The positive spherical lens is equivalent
tc multiplication of the input wave by the same chirp
function hut with negative sign. In propagating tc the
output plane on the backside of the lens, the waveform
undergoes another convolution with the same chirp rate as
before, where the lens eguation 1/f1 +1/f2 = 1/f must be
satisfied. The wave field at the output plane is described
mathematically by:
2 2
F(x,y) = f (x,y) *h1 (x,yj x exp(-j*r(x +y )/Af) *h2(x,y).
Since the ccnvclving scanned array executes a convolution of
the senscr wave field with a given function h (t) , the
operation of a complete Fourier transform in one dimension
consists of convolving spatially the input wave field with
the chirp function hi (x) , multiplying by chirp with relative











Figure 19 - INTER ARRAY FOURIER TRANSFORM
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A system which implements this operation is shewn in
Fig 20. Ihe expression for the Fourier transform in one
dimension is:
F(t ) = J f (x) e"^
tx dx
,
where F (t) is the Fourier transform of f (x) . After
2 2
substituting the identity tx= ( (t + x) - (t-x) )/4 in the above
expression, yields:
o





The discrete time output of the system then becomes:
f (nT) =2 f (il) hi (nT-iT) h2 (nT + il-NT) ,
where f(nl) = f (x) is the instantaneous incident wave field,
hi (t) is the scanning function applied to delay line A,
h2 (t) is the scanning function injected into delay line E, T
is the delay from tap to tap, and NT is the total delay time
2
of the delay line. By choosing h1(t) = exp(j7Tt /2) and
2
h2(t) = exp (-jfi"(t+NT> /2) , f(nT) becomes:







which is the Fourier transform of f (x) ; since f(1)
corresponds to the signal of the first element in the array
and for each shift of T seconds, the fixed distance between
adjacent elements can be assigned, where the effective delay
line propagation velpcity v acts as a scaling factor. (vT =
x1 , v2T = x2, ect)
.
This concludes the discussion of signal processing in
spatial dciain. The last example has shewn that when the
ccnvoluticn is carried out spatially, the output signal is
transformed ty the tapped delay line into the time domain.
Signal processing based on orthogonal transformations
besides the Fourier transform will be highlighted in the
next section.
D. EBOCFSSIKG IN 1BANSF0RU DOMAIN
1 • Intrcducticn
Transform coding technigues are mostly used to
reduce redundancy in television image transmission. Several
orthogonal or unitary transforms have been studied. Only a
few, for which a high speed and easy to implement algorithm
have been found, offer efficient way in real-time image
coding. Since binary coded signals are the most suitable
signalfens for transmission and simulation on digital
computers, most of the transformations and sampling are done
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figure 20 - TRANSFORM DOMAIN SAILING
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Ihere ar€ no immediate applications of these
transforms fcr IB focal plane processing. But several
projects are going to consider these techniques for
detecting and tracking satellites at high altitudes and
tracking ballistic missiles after their initial booster
burn.
Therefore, a brief summary over different transform
methods applicable in real-time processing will close this
chapter.
2» Fcurier Transform
The Fcurier transform of an image is the Fcurier
series representation of a two dimensional field [11]. To
satisfy the periodicity condition, the image must be
considered tc be periodic horizontally and vertically. The
advantage of the conjugate symmetry of the Fcurier transform
allows the use of only half the samples in the transform
2
plane. Thus for an image containing N elements, the
2
transform has 2N elements, including both the magnitude and
2
the phase of each transform element. But only N are needed
to preserve all the information. A mathematical expression
fcr the Discrete Fcurier Transform (DFT) is given by:
N-l
Gk =2 e"i7r2nk/N gn k = 0, I N-l .
n=0
An example of this type of transform has been outlined




substitution of 2nk = n -k - (n-k) into the above
expression, has led to an algorithm called Chirp-Z Transform
(CZ1) .




& linear filter implementing this algorithm, using
CCD or CTD as hardware building block for convolution, has
been demcnstrated for real-time computation [15], Baking
the above nentioned substitution, the DFT becomes:
N-l ,
G =e-bk
2 /N V ebr(n-k)-/N e-iirn-/N g
n=0
This expression suggested a three steps algorithm to perform
this transform: a multiplication by a discrete chirp, a
convolution *ith a discrete chirp of twice the length, and a
postmultiplication by a discrete chirp. Compared to other
transforn methods, this algorithm is in the most advanced
stage of hcrcware implementation. The reference function
used in the pre-and post multiplication can be stored in a
read only CCI-Memory, while the convolution is realized by a
LSI charge transfer chip, and the multiplications are
performed by linear IC multipliers.
A further extension of the DFT are two different
types of cosine transform (DCT) : an odd and an even CCT.
The odd DCT extends the data block of length N to a length








2N " l for k = 0, 1 N- 1
The even EC1 extends the length N data block to length 2N r
with center cf even symmetry at a point nearest the middle.
Gk = e
-JTrk N-l -i27rnk
S -n e 2 N fork = 0,.l N- I
n=-N
Eotb versions cf DCT can be easily realized by using the




The Interface circuit between a high resistance infrared
detector and a SiCCD is studied. The detector resistance is
in the order of one to ten megaohms which corresponds to
typical ceded PbS and PbSe detectors. The CCD voltage gain
is used tc approach (accomplish) detector noise limited
operation.
The fcllcwing studies have been carried cut:
1. The electrical operation of a two phase surface channel
CCD with four input gates was measured and characterized by
dc transfer characteristics. Three types of modes were
found: cce nenscuppering, inverting mode, two scuppering
modes one irverting and the other noninverting. Fcr the
nenscuppering modes voltage gain ranges from 1 to 7 have
been measured. A simple physical model based on surface
potential equilibration and CCD geometry was developed to
explain the gain mechanism.
2. The interface circuit is studied by a computer analysis
prcgram for three objectives:
a. dc-ccupling to minimize the fixed pattern
variations cf the detectors and their loads and to provide
background suppression capability.
b. providing a low pass transfer characteristic to
fcacdlimit the noise in front of the CCD input.
c. nininize the insertion loss.
3. CCD noise is measured which also included the study of
the effect cf aliasing due to the sampling process en the
ncise voltage measurements. Due to the large noise voltage
of the output MOSFJET on the CCD device used in this study,
it was net pcssible tc compare the noise of the different
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input methods experimentally and tc recommend the best





NCISE OF MOSFETS ON CCD CHIP
Ncis€ sources in the low frequency region anc the
thermal noise for higher frequencies of MOSFETs on CC£ chip
are discussed in this appendix.
There are twc noise contributions in the low frequency
region:
1. Generaticn-recombination (GR) noise
2. Surface state or Flicker (1/f) noise.
For both, the surface and the buried channel MOSEETs, the
generaticn-recombination centers in the depletion region
under the gate are well known sources cf low freguency
ncise [5,7].
For buried channel devices, the surface state effects
can be neglected, and GR noise is dominant. However, at 77
degree Kelvin, it can be neglected, since the thermal time
constants associated with these GB centers are extremely
lev
.
In surface channel MOSFETS, Van der Ziel has shown that
the surface state noise with its typical 1/f spectrum is the
dciinant low freguency noise. His experiments have
demonstrated that the flicker noise is proportional to the
surface stat€ density Nss at the Fermi level.
Even thcugh the exact frequency dependence is net clear
at this time, it has been suggested that lower fast surface
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state gees alcng with thinner oxides which agrees with the
fact that the input- referred noise spectral density, V is
n
proportional to the oxide thickness tut varies inversely
with the gate area. In order to minimize the spectral noise,
it is helpful to maximize the area and minimize the fast
surface state density and the oxide thickness. The maximum
area is limited by the chip design, while the minimum oxide
thickness will te limited by dielectric breakdown. Thus the
fast surface state density Nss near the Fermi level is the
most important parameter to lower the flicker noise.
Measured data of low freguency noise for p-channel
on-chip MCSFETs are shown in Fig 21 and Fig 22. The
test MOST transistors with larger W/L ratio of 20 are less
noisy than the output MOST of the experimental CCD, which
has a R/L ratio of 1. At the freguency of 100 Hz, the
normalized ncise is in the range from 1 to 5 V/ Hz.
The conclusion is, that the spectral ncise level in the
lower freguency region of the output MOSFET en the CCD used
must te reduced by at least one order of magnitude.
For the "white" part in the roise spectrum, (not
presented in measured data, due to the bandwidth of the RMS
meter) the input ncise at the gate results from the thermal
ncise in the channel.
The ncise voltage is given by:
r
n

































































W = width of the channel
L = channel length
With typical numters for a p-surface channel MCSFET,
fafcricated en a CCE chip:
ox
L 10"5
At T=300 C K
V
n




Frcm this last equation it is obvious that when I
DC
is limited faj power considerations the ratio W/L is a very
sensitive function of the required noise level. This
theoretical calculation is valid in the region, where the





The fcld-back cr aliasing effect of the sampling process
en noise measurements will be clarified in this appendix.
A. THE0E1
Signal recovery through a sample and held circuit or
seme kind cf hclding and low-pass filtering is widely used
in signal processing, whether the processing is done
digitallj cr sampled analog.
The sampling or Nyguist theorem assures that a
tandlimited signal x (t) with highest spectral freguency
cemponent f which is sampled periodically with sanpling
M
period 1 < 1/2f can be uniguely reconstructed by low pass
s M
filtering without distortion [16].
In cases, where the sampling fregueDcy is low, the
bandwidth cf noise generated within the circuit stretches
out beyend the Nyguist limit. The noise energy is fclded
back intc the Nyguist bandwidth. In cases where the noise
bandwidth is wider than twice the signal bandwidth, the
folding back cculd take place several times. This effect is
shewn in Fie 23.
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Given a tctal available noise power P with a noise
n
tandwidtb EW, then the spectral noise voltage is:
-1 1/2
V =[P xBH ] , Volts per Root Hertz,
n n
From Fig 24 we see that as long as the sanpling rate is
f < 2Efc , a spectral noise voltage given above will be
s
measured. However, when f <2BW, the noise power withic the
s
Nyguist frequency and the spectral noise voltage will be
increased due to aliasing. At f =BW, the ncise power within
s
the Nyguist range kecomes:
2 2
P (f /2) = V (f /2) « V (f /2) watts .
e s n s n s
Even though the tctal. available noise power did not change,
the spectral ncise voltage will be increased to
1/2 1/2
V = [P /f /2] , Volts per [Hz]
n n s
It depends ce the inverse square root of the bandwidth
(f /2) , resulting in an increase in spectral noise voltage.
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Fig. 24- FOLDING BACK EFFECT BY UNDER SAMPLING
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E. EXEEEIMOTAL T/EEIFICATICN OF SAMPLED NCISE
An experimental setup, shewn in Eig 25, was used to
verify the aliasing effect of noise discussed previously. A
rcise socrce (GB 1390-B Random Noise Generator) is applied
to a sample and hold circuit (Analog Device SHA-2) and
measured by a EAR lock-In Amplifier (LIA) used in its RMS
Voltmeter mode.
In Eig 26, measured spectral noise voltages for various
sampling frequencies are shown. For sampling frequencies
larger than 250 KHz, the aperture effect cannot te seen,
since the LIA is bandlimited to 250 KHz. The GR noise
generator provides two ENBW of 500 KHz and 20 KHz. The
experimentally determined ENBW was found tc be 720 KEz and
50.25 KHz. Ihese datas were used tc calculate a total
-6
available ncise power of 0.784x10 watt fcr ENBW of 50.25
-6
KHz and 2.88x1C watt for ENBW of 720 KHz. Using the
previously derived expression, the theoretical spectral
ncise voltage for different sampling frequencies was
calculated. The experimental data and the theoretical ncise
vcltage vs samplinc frequency are presented on Fig. 27.
This graph clearly demonstrates that in every measurement,
where a sample and hold circuit is used and no lew pass
filter can te applied in front of the sample and hold
circuit, the measured spectral noise voltage is strongly
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